We are currently incorporating a real-time capability into our experimental radar (see Figure 2) . The radar motherboard hosts the waveform generator/digital signal processing (WG/DSP) functionality, as well as the direct digital synthesizer,
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microcontroller unit (MCU), complex programmable logic device (CPLD), and field programmable gate array (FPGA).
We are in the process of upgrading the ADCs to improve sampling of the intermediate frequency (IF) signal that will provide better waveform fidelity for the baseline program. Other hardware design changes include utilizing an advanced CPLD, a new MCU, an advanced FPGA, and expanding the external memory interface bus. The receiver architecture is incorporated in a heterodyne fashion, with decoupling of the transmitted signal not driving any of the receive-side circuitry (see Figure 3) . In addition, a quadrature demodulator parses the radar returns and creates in-phase (I) and quadrature (Q) components that are used to determine if a target is moving in an inbound or outbound direction with respect to the radar. After the waveform I&Q components are parsed, they are passed along to the ADC. The non-uniform, transmitted power envelopes of NCR has adverse effects on detection performance. Noise radar systems generally encounter target fluctuation behavior similar to that of conventional systems. The fluctuations are caused by the many scattering mechanisms that make up most real targets. In noise radar systems they are dictated by target composition and geometry, as well as by the non-uniform power envelope of their random transmitted signals. 8 While we have yet to obtain experimental data that supports an additional dependency on non-uniform power envelope, our simulations suggest that a performance trade-off can be expected. With our current experimental efforts, we hope to demonstrate how NCR can effectively address the spectrum interference problems. If successful, our work will help the future development of radar systems and standards.

